ECE 375: Digital Design II

Class 15

FPGAs

Configured multiple times to perform a variety of tasks

Basic Logic Block Diagram:

Programmable Interconnects

Levels of Memory

Using the Von-Neuman architecture

Just using Main Memory is very slow and in-efficient. This is why we use a cache. Using a cache can improve speed and efficiency.